

Intro to the Phase Locked Loop¹

Intro to the Phase Locked Loop¹

- ◆ Basic Block Diagram

Intro to the Phase Locked Loop¹

- ◆ Basic Block Diagram
- ◆ diagram operation

Intro to the Phase Locked Loop¹

- ◆ Basic Block Diagram
- ◆ diagram operation
- ◆ Phase Detector

Intro to the Phase Locked Loop¹

- ◆ Basic Block Diagram
- ◆ diagram operation
- ◆ Phase Detector
- ◆ xor CD4046 phase II

Intro to the Phase Locked Loop¹

- ◆ Basic Block Diagram
- ◆ diagram operation
- ◆ Phase Detector
- ◆ xor CD4046 phase II
- ◆ Loop Filter

Intro to the Phase Locked Loop¹

- ◆ Basic Block Diagram
- ◆ diagram operation
- ◆ Phase Detector
- ◆ xor CD4046 phase II
- ◆ Loop Filter
- ◆ VCO

Op Amp vs Phase Locked Loop²

Op Amp vs Phase Locked Loop²

◆ inputs: NI & INV

input & feedback

Op Amp vs Phase Locked Loop

- ◆ inputs: NI & INV input & feedback
- ◆ output: voltage freq (or phase)

Op Amp vs Phase Locked Loop

◆ inputs: NI & INV

input & feedback

◆ output: voltage

freq (or phase)

◆ -fb $\Rightarrow V_{INV} = V_{NI}$

-fb $\Rightarrow f_{fb} = f_{in}$

Op Amp vs Phase Locked Loop

- | | |
|--------------------------------------|-----------------------------------|
| ◆ inputs: NI & INV | input & feedback |
| ◆ output: voltage | freq (or phase) |
| ◆ -fb $\Rightarrow V_{INV} = V_{NI}$ | -fb $\Rightarrow f_{fb} = f_{in}$ |
| ◆ v div in -fb \Rightarrow volt x | freq div \Rightarrow freq x |

Op Amp vs Phase Locked Loop

- | | |
|--------------------------------------|-----------------------------------|
| ◆ inputs: NI & INV | input & feedback |
| ◆ output: voltage | freq (or phase) |
| ◆ -fb $\Rightarrow V_{INV} = V_{NI}$ | -fb $\Rightarrow f_{fb} = f_{in}$ |
| ◆ v div in -fb \Rightarrow volt x | freq div \Rightarrow freq x |
| ◆ very robust wrt V | very robust wrt f |
| – self correcting | self correcting |

Basic Block Diagram






Figure 6-39 page 323


Basic Block Diagram



Basic Block Diagram




Basic Block Diagram




Basic Block Diagram

Assuming that the loop is locked $f_{fb} = f_{in}$.




Basic Block Diagram




Average value proportional to phase difference between f_{in} and f_{fb} .


Basic Block Diagram



Basic Block Diagram



Effects of Variations



Overview

- ◆ Basic Block Diagram
- ◆ diagram operation
- ◆ Phase Detector
 - ◆ xor CD4046 phase II
- ◆ Loop Filter
- ◆ VCO



Phase Detector

Digital output:

**average value is proportional to the difference
in phase between f_{in} and f_{fb} .**

Phase Detector


Digital output:

average value is proportional to the difference in phase between f_{in} and f_{fb} .

Exclusive OR		
input	feedback	output
0	0	0
0	1	1
1	0	1
1	1	0



XOR phase detector

Figure 6-40 a, b, c page 325



XOR phase detector

Figure 6-40 a, b, c page 325



XOR phase detector

Figure 6-40 a, b, c page 325





Figure 6-40 Exclusive OR waveforms produce phase detection

Transfer Function (Math)

$$V_{AVE} = V_{pk} \frac{t_{on}}{T}$$

typical pulse width modulation equation

Transfer Function (Math)

$$V_{AVE} = V_{pk} \frac{t_{on}}{T}$$

typical pulse width modulation equation

$$\frac{t_{on}}{T} = \frac{\mathbf{q}}{180^\circ}$$

Transfer Function (Math)

$$V_{AVE} = V_{pk} \frac{t_{on}}{T}$$

typical pulse width modulation equation

$$\frac{t_{on}}{T} = \frac{q}{180^\circ}$$

$$V_{out\ ave} = V_{hi} \frac{q}{180^\circ}$$

output voltage proportional to the difference in phase


What if $f_{in} < \text{or} > f_{fb}$?

Figure 6-42 a & b

page 328


XOR phase detector

Figure 6-42 a, b page 327



XOR phase detector

Figure 6-42 a, b page 327



CD4046 phase II detector

CD4046 phase II detector

- ◆ considerable additional logic

CD4046 phase II detector

- ◆ considerable additional logic
- ◆ $f_{in} > f_{fb} \Rightarrow V_{out}$ high most of each cycle
 - rest of each cycle V_{out} is open

CD4046 phase II detector

- ◆ considerable additional logic
- ◆ $f_{in} > f_{fb} \Rightarrow V_{out}$ high most of each cycle
 - rest of each cycle V_{out} is open
- ◆ $f_{in} < f_{fb} \Rightarrow V_{out}$ ground most of each cycle
 - rest of each cycle V_{out} is open

CD4046 phase II detector

- ◆ considerable additional logic
- ◆ $f_{in} > f_{fb} \Rightarrow V_{out}$ high most of each cycle
 - rest of each cycle V_{out} is open
- ◆ $f_{in} < f_{fb} \Rightarrow V_{out}$ ground most of each cycle
 - rest of each cycle V_{out} is open
- ◆ phase of f_{in} leads $\Rightarrow v_{out}$ high while leading

CD4046 phase II detector

- ◆ considerable additional logic
- ◆ $f_{in} > f_{fb} \Rightarrow V_{out}$ high most of each cycle
 - rest of each cycle V_{out} is open
- ◆ $f_{in} < f_{fb} \Rightarrow V_{out}$ ground most of each cycle
 - rest of each cycle V_{out} is open
- ◆ phase of f_{in} leads $\Rightarrow v_{out}$ high while leading
- ◆ phase of f_{in} lags $\Rightarrow v_{out}$ gnd while lagging

Overview

- ◆ Basic Block Diagram
- ◆ diagram operation
- ◆ Phase Detector
 - ◆ xor CD4046 phase II
- ◆ Loop Filter
- ◆ VCO



Low Pass Filter

Low Pass Filter

◆ digital in; DC out

Low Pass Filter

- ◆ digital in; DC out
- ◆ simple RC is usually OK

Low Pass Filter

- ◆ digital in; DC out
- ◆ simple RC is usually OK
- ◆ slow \Rightarrow very little ripple \Rightarrow stable freq

Low Pass Filter

- ◆ digital in; DC out
- ◆ simple RC is usually OK
- ◆ slow \Rightarrow very little ripple \Rightarrow stable freq
- ◆ slow \Rightarrow sluggish response to changes

Low Pass Filter

- ◆ digital in; DC out
- ◆ simple RC is usually OK
- ◆ slow => very little ripple => stable freq
- ◆ slow => sluggish response to changes
- ◆ fast => quick response to upsets

Low Pass Filter

- ◆ digital in; DC out
- ◆ simple RC is usually OK
- ◆ slow \Rightarrow very little ripple \Rightarrow stable freq
- ◆ slow \Rightarrow sluggish response to changes
- ◆ fast \Rightarrow quick response to upsets
- ◆ fast \Rightarrow ripple on output \Rightarrow variation in freq

What size RxC ?

Laplace, closed loop analysis:

$$\frac{1}{t s}$$

What size RxC ?

Laplace, closed loop analysis:

$$\frac{1}{t s} \quad \frac{G(s)H(s)}{1 + G(s)H(s)}$$

What size RxC ?

Laplace, closed loop analysis:

$$\frac{1}{t s} \quad \frac{G(s)H(s)}{1 + G(s)H(s)}$$

**Must know transfer function [G(s) & H(s)] of
phasell detector and VCO**

Simplier: Heavily overdamped

$$t = RC \approx \frac{50\% T_{longest}}{\% ripple}$$


Overview

- ◆ Basic Block Diagram
- ◆ diagram operation
- ◆ Phase Detector
- ◆ xor CD4046 phase II
- ◆ Loop Filter
- ◆ VCO




CD4046 Voltage Controlled Osc

Figure 6-41
page 327




CD4046 Voltage Controlled Osc


VDD ← 5V - 15V




CD4046 Voltage Controlled Osc




CD4046 Voltage Controlled Osc



CD4046 Voltage Controlled Osc



CD4046 Voltage Controlled Osc



Overview

- ◆ Basic Block Diagram
- ◆ diagram operation
- ◆ Phase Detector
- ◆ xor CD4046 phase II
- ◆ Loop Filter
- ◆ VCO