

October 2000

File Number

598.8

30MHz, High Output Current Operational Transconductance Amplifier (OTA)

The CA3094 is a differential input power control switch/amplifier with auxiliary circuit features for ease of programmability. For example, an error or unbalance signal can be amplified by the CA3094 to provide an on-off signal or proportional control output signal up to 100mA. This signal is sufficient to directly drive high current thyristors, relays, DC loads, or power transistors. The CA3094 has the generic characteristics of the CA3080 operational amplifier directly coupled to an integral Darlington power transistor capable of sinking or driving currents up to 100mA.

The gain of the differential input stage is proportional to the amplifier bias current (I_{ABC}), permitting programmable variation of the integrated circuit sensitivity with either digital and/or analog programming signals. For example, at an I_{ABC} of $100\mu A$, a 1mV change at the input will change the output from 0 to $100\mu A$ (typical).

The CA3094 is intended for operation up to 24V and is especially useful for timing circuits, in automotive equipment, and in other applications where operation up to 24V is a primary design requirement (see Figures 28, 29 and 30 in Typical Applications text). The CA3094A and CA3094B are like the CA3094 but are intended for operation up to 36V and 44V, respectively (single or dual supply).

Ordering Information

PART NUMBER (BRAND)	TEMP. RANGE (°C)	PACKAGE	PKG. NO.
CA3094AT, BT	-55 to 125	8 Pin Metal Can	T8.C
CA3094E, AE	-55 to 125	8 Ld PDIP	E8.3
CA3094M, BM	-55 to 125	8 Ld SOIC	M8.15

Features


- CA3094E, M for Operation Up to 24V
- CA3094AT, E, M for Operation Up to 36V
- CA3094BT, M for Operation Up to 44V
- · Designed for Single or Dual Power Supply
- Programmable: Strobing, Gating, Squelching, AGC Capabilities
- Can Deliver 3W (Average) or 10W (Peak) to External Load (in Switching Mode)
- High Power, Single Ended Class A Amplifier will Deliver Power Output of 0.6W (1.6W Device Dissipation)
- Total Harmonic Distortion (THD) at 0.6W in Class A Operation 1.4% (Typ)

Applications

- Error Signal Detector: Temperature Control with Thermistor Sensor; Speed Control for Shunt Wound DC Motor
- Over Current, Over Voltage, Over Temperature Protectors
- Dual Tracking Power Supply with CA3085
- Wide Frequency Range Oscillator
- Analog Timer
- Level Detector
- Alarm Systems
- Voltage Follower
- Ramp Voltage Generator
- · High Power Comparator
- Ground Fault Interrupter (GFI) Circuits

Pinouts

CA3094 (PDIP, SOIC) TOP VIEW **EXT. FREQUENCY** SINK OUTPUT COMPENSATION 1 (COLLECTOR) **OR INHIBIT INPUT** 7 DIFFERENTIAL **VOLTAGE INPUTS DRIVE OUTPUT** 6 (EMITTER) **GND (V- IN DUAL** IABC CURRENT SUPPLY OPERATION) PROGRAMMABLE **INPUT** (STROBE OR AGC)



NOTE: Pin 4 is connected to case.

CA3094, CA3094A, CA3094B

Absolute Maximum Ratings

Supply Voltage (Between V+ and V- Terminals)	
CA3094	4V
CA3094A	6V
CA3094B	4V
Differential Input Voltage (Terminals 2 and 3, Note 1)	5V
DC Input Voltage V+ to	V-
Input Current (Terminals 2 and 3) ±1n	
Amplifier Bias Current (Terminal 5)	nΑ
Average Output Current	nΑ
Peak Output Current	nΑ

Thermal Information

Thermal Resistance (Typical, Note 2)	θ_{JA} (°C/W)	θ _{JC} (^o C/W)
PDIP Package	130	N/A
SOIC Package	170	N/A
Metal Can Package	175	100
Maximum Junction Temperature (Metal Can	Package)	175 ^o C
Maximum Junction Temperature (Plastic P	ackage)	150 ^o C
Maximum Storage Temperature Range	65	^o C to 150 ^o C
Maximum Lead Temperature (Soldering 10	Os)	300°C
(SOIC - Lead Tips Only)		

Operating Conditions

Temperature Range -55°C to 125°C

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTES:

- 1. Exceeding this voltage rating will not damage the device unless the peak input signal current (1mA) is also exceeded.
- 2. θ_{JA} is measured with the component mounted on an evaluation PC board in free air.

Electrical Specifications


 $T_A = 25^{o}C$ for Equipment Design. Single Supply V+ = 30V, Dual Supply $V_{SUPPLY} = \pm 15V$, $I_{ABC} = 100\mu A$ Unless Otherwise Specified

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
INPUT PARAMETERS	'		'	'		•
Input Offset Voltage	V _{IO}	$T_A = 25^{\circ}C$	-	0.4	5.0	mV
		$T_A = 0^{\circ}C$ to $70^{\circ}C$	-	-	7.0	mV
Input Offset Voltage Change	ΔV _{IO}	Change in V_{IO} between I_{ABC} = 100 μ A and I_{ABC} = 5 μ A	-	1	8.0	mV
Input Offset Current	I _{IO}	$T_A = 25^{\circ}C$	-	0.02	0.2	μА
		$T_A = 0$ °C to 70 °C	-	-	0.3	μА
Input Bias Current	II	$T_A = 25^{\circ}C$	-	0.2	0.50	μА
		$T_A = 0$ °C to 70 °C	-	-	0.70	μА
Device Dissipation	P _D	I _{OUT} = 0mA	8	10	12	mW
Common Mode Rejection Ratio	CMRR		70	110	-	dB
Common Mode Input Voltage Range	V _{ICR}	V+ = 30V (High)	27	28.8	-	V
		V- = 0V (Low)	1.0	0.5	-	V
		V+ = 15V	12	13.8	-	V
		V- = -15V	-14	-14.5	-	V
Unity Gain Bandwidth	f _T	$I_C = 7.5$ mA, $V_{CE} = 15$ V, $I_{ABC} = 500$ µA	-	30	-	MHz
Open Loop Bandwidth at -3dB Point	BW _{OL}	$I_C = 7.5$ mA, $V_{CE} = 15$ V, $I_{ABC} = 500$ µA	-	4	-	kHz
Total Harmonic Distortion	THD	P _D = 220mW	-	0.4	-	%
(Class A Operation)		P _D = 600mW	-	1.4	-	%
Amplifier Bias Voltage (Terminal 5 to Terminal 4)	V _{ABC}		-	0.68	-	V
Input Offset Voltage Temperature Coefficient	$\Delta V_{IO}/\Delta T$		-	4	-	μV/ ^o C
Power Supply Rejection	ΔV _{IO} /ΔV		-	15	150	μV/V
1/F Noise Voltage	E _N	f = 10Hz, I _{ABC} = 50μA	-	18	-	nV/√Hz
1/F Noise Current	I _N	f = 10Hz, I _{ABC} = 50μA	-	1.8	-	pA/√Hz
Differential Input Resistance	R _I	I _{ABC} = 20μA	0.50	1.0	-	MΩ
Differential Input Capacitance	CI	f = 1MHz, V+ = 30V	-	2.6	-	pF

CA3094, CA3094A, CA3094B

PARAMETER		SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
OUTPUT PARAMETE	RS (Differential Inp	ut Voltage = 1V	·)				
Peak Output Voltage	With Q ₁₃ "ON"	V _{OM} +	V+ = 30V, $R_L = 2k\Omega$ to GND	26	27	-	V
(Terminal 6)	With Q ₁₃ "OFF"	V _{OM} -		-	0.01	0.05	V
Peak Output Voltage	Positive	V _{OM} +	$V+ = 15V$, $V- = -15V$, $R_L = 2k\Omega$ to -15V	11	12	-	V
(Terminal 6)	Negative	V _{OM} -		-	-14.99	-14.95	V
Peak Output Voltage	With Q ₁₃ "OFF"	V _{OM} +	$V + = 30V$, $R_L = 2k\Omega$ to $30V$	29.95	29.99	-	V
(Terminal 8)	With Q ₁₃ "ON"	V _{OM} -		-	0.040	-	V
Peak Output Voltage	Positive	V _{OM} +	V+ = 15V, V- = -15V,	14.95	14.99	-	V
(Terminal 8)	Negative	V _{OM} -	$R_L = 2k\Omega$ to 15V	-	-14.96	-	V
Collector-to-Emitter Saturation Voltage (Terminal 8)		V _{CE} (SAT)	V+ = 30V, I _C = 50mA, Terminal 6 Grounded	-	0.17	0.80	V
Output Leakage Current (Terminal 6 to Terminal 4)			V+ = 30V	-	2	10	μА
Composite Small Signa Ratio (Beta) (Q ₁₂ and		hFE	V+ = 30V, V _{CE} = 5V, I _C = 50mA	16,000	100,000	-	
Output Capacitance	Terminal 6	CO	o f = 1MHz, All Remaining Terminals Tied	-	5.5	-	pF
	Terminal 8		to Terminal 4	-	17	-	pF
TRANSFER PARAME	TERS	1					
Voltage Gain		А	$V+ = 30V$, $I_{ABC} = 100\mu A$, $\Delta V_{OUT} = 20V$,	20,000	100,000	-	V/V
			$R_L = 2k\Omega$	86	100	-	dB
Forward Transconduct Terminal 1	tance to	ЯМ		1650	2200	2750	μS
Slew Rate (Open	Positive Slope	SR	I_{ABC} = 500μA, R_L = 2k Ω	-	500	-	V/µs
Loop)	Negative Slope			-	50	-	V/µs
Unity Gain (Non-Inverting Compensated)			I_{ABC} = 500μA, R_L = 2k Ω	-	0.70	-	V/µs

Schematic Diagram



		INPUTS	
OUTPUT MODE	OUTPUT TERM	INV	NON- INV
"Source"	6	2	3
"Sink"	8	3	2

Operating Considerations


The "Sink" Output (Terminal 8) and the "Drive" Output (Terminal 6) of the CA3094 are not inherently current (or power) limited. Therefore, if a load is connected between Terminal 6 and Terminal 4 (V- or Ground), it is important to connect a current limiting resistor between Terminal 8 and Terminal 7 (V+) to protect transistor Q13 under shorted load conditions. Similarly, if a load is connected between Terminal 8 and Terminal 7 (V+), the current limiting resistor should be connected between Terminal 6 and Terminal 4 or ground. In circuit applications where the emitter of the output transistor is not connected to the most negative potential in the system, it is recommended that a 100Ω current limiting resistor be inserted between Terminal 7 and the V+ supply.

1/F Noise Measurement Circuit

When using the CA3094, A, or B audio amplifier circuits, it is frequently necessary to consider the noise performance of the device. Noise measurements are made in the circuit shown in Figure 20. This circuit is a 30dB, non-inverting amplifier with emitter follower output and phase compensation from Terminal 2 to ground. Source resistors (R_S) are set to 0Ω or $1M\Omega$ for E noise and I noise measurements, respectively. These measurements are made at frequencies of 10Hz, 100Hz and 1kHz with a 1Hz measurement bandwidth. Typical values for 1/f noise at 10Hz and 50μA I_{ABC} are:

$$E_N = 18nV/\sqrt{Hz}$$
 and $I_N = 1.8pA/\sqrt{Hz}$.

Test Circuits



3. Input Offset Voltage: $V_{IO} = \frac{E_{OUT}}{100}$.

4. For Power Supply Rejection Test: (1) vary V+ by -2V; then (2)

- vary V- by +2V.
- 5. Equations:


(1) V+ Rejection =
$$\frac{E_0OUT - E_1OUT}{200}$$

(2) V- Rejection =
$$\frac{E_0OUT - E_2OUT}{200}$$

6. Power Supply Rejection: (dB) = $20\log \frac{1}{V_{REJECTION}^{\dagger}}$.

† Maximum Reading of Step 1 or Step 2


FIGURE 1. INPUT OFFSET VOLTAGE AND POWER SUPPLY REJECTION TEST CIRCUIT



NOTES:

8.
$$I_{OS} = \frac{E_{OUT}}{10^6 \frac{VOLTS}{AMPS}}$$


FIGURE 2. INPUT OFFSET CURRENT TEST CIRCUIT



NOTE:
$$I_1 = \frac{1}{2}$$

FIGURE 3. INPUT BIAS CURRENT TEST CIRCUIT

Test Circuits (Continued)



NOTES:

9.
$$\mathsf{CMRR} = \left| \frac{100 \times 26 \mathsf{V}}{\mathsf{E}_{2\mathsf{OUT}} - \mathsf{E}_{1\mathsf{OUT}}} \right|.$$

10. Input Voltage Range for CMRR = 1V to 27V.

11. CMRR (dB) =
$$20log \left| \frac{100 \times 26V}{E_{2OUT} - E_{1OUT}} \right|$$

FIGURE 4. COMMON MODE RANGE AND REJECTION RATIO TEST CIRCUIT




FIGURE 5. 1/F NOISE TEST CIRCUIT




FIGURE 7. OPEN LOOP SLEW RATE vs I_{ABC} TEST CIRCUIT




FIGURE 6. OPEN LOOP GAIN vs FREQUENCY TEST CIRCUIT





FIGURE 8. SLEW RATE VS NON-INVERTING UNITY GAIN TEST CIRCUIT

120VAC

V + = 30V

 R_5

Test Circuits (Continued)



CLOSED LOOP GAIN (dB)	R ₁ (kΩ)	R_2 (k Ω)	R ₃ (kΩ)
0	10	8	10
20	10	1	10
40	1	0.1	10

FIGURE 9. PHASE COMPENSATION TEST CIRCUIT

CA3094A R₆ (NOTE 12) COMMON NOTES: 12. $C_1 = 0.5 \mu F$ $D_1 = 1N914$ $R_1 = 0.51 M\Omega = 3$ min. $R_2 = 5.1 M\Omega = 30 \text{ min.}$ $R_3 = 22M\Omega = 2$ hrs. Time = 1 hr. $R_4 = 44M\Omega = 4 \text{ hrs.}$ S₂ Set to R₄ $R_5 = 1.5k\Omega$ $R_6 = 50k\Omega$ $R_7 = 5.1k\Omega$ $R_8 = 1.5k\Omega$ 13. Potentiometer required for initial time set to permit device inter-

R_{LOAD}

EOUT

FIGURE 10. PRESETTABLE ANALOG TIMER

connecting. Time variation with temperature <0.3%/°C.

Application Information

For additional application information, refer to Application Note AN6048, "Some Applications of a Programmable Power/Switch Amplifier IC" and AN6077 "An IC Operational Transconductance Amplifier (OTA) with Power Capability".

Design Considerations


The selection of the optimum amplifier bias current ($I_{\mbox{\scriptsize ABC}}$) depends on:

- The Desired Sensitivity The higher the I_{ABC}, the higher the sensitivity, i.e., a greater drive current capability at the output for a specific voltage change at the input.
- Required Input Resistance The lower the I_{ABC}, the higher the input resistance.

If the desired sensitivity and required input resistance are not known and are to be experimentally determined, or the anticipated equipment design is sufficiently flexible to tolerate a wide range of these parameters, it is recommended that the equipment designer begin his calculations with an $I_{\mbox{ABC}}$ of $100\mu\mbox{A}$, since the CA3094 is characterized at this value of amplifier bias current.

The CA3094 is extremely versatile and can be used in a wide variety of applications.

Typical Applications




NOTE: In single-ended output operation, the CA3094 may require a pull up or pull down resistor.

FIGURE 11A. INVERTING OP AMP

FIGURE 11B. NON-INVERTING MODE, AS A FOLLOWER

FIGURE 11. APPLICATION OF THE CA3094



Problem: To calculate the maximum value of R required to switch a 100mA output current comparator

Given:
$$I_{ABC} = 5\mu A, R_{ABC} = 3.6 M\Omega \approx \frac{18 V}{5 \mu A}$$

 $I_I = 500$ nA at $I_{ABC} = 100\mu$ A (from Figure 3)

 I_{I} = 5µA can be determined by drawing a line on Figure 3 through I_{ABC} = 100µA and I_{B} = 500nA parallel to the typical T_{A} = 25°C curve.


Then:
$$I_I = 33$$
nA at $I_{ABC} = 5\mu$ A


$$R_{MAX} = \frac{18V - 12V}{33nA} = 180M\Omega \text{ at } T_A = 25^{\circ}C$$

$$R_{MAX} = 180 M\Omega \times 2/3 \dagger = 120 M\Omega \text{ at } T_A = -55^{\circ} C$$

† Ratio of I_l at $T_A = 25^{\circ}$ C to I_l at $T_A = -55^{\circ}$ C for any given value of I_{ABC}

FIGURE 12. RC TIMER





On a negative going transient at input (A), a negative pulse at C will turn "on" the CA3094, and the output (E) will go from a low to a high level.

At the end of the time constant determined by C_1 , R_1 , R_2 , R_3 , the CA3094 will return to the "off" state and the output will be pulled low by R_{LOAD} . This condition will be independent of the interval when input (A) returns to a high level.

FIGURE 13. RC TIMER TRIGGERED BY EXTERNAL NEGATIVE PULSE




FIGURE 14. FREE RUNNING PULSE GENERATOR




FIGURE 16. SINGLE SUPPLY ASTABLE MULTIVIBRATOR




FIGURE 15. CURRENT OR VOLTAGE CONTROLLED OSCILLATOR




FIGURE 17. DUAL SUPPLY ASTABLE MULTIVIBRATOR




FIGURE 18A. DUAL SUPPLY
FIGURE 18. SINGLE SUPPLY
FIGURE 18. COMPARATORS (THRESHOLD DETECTORS) DUAL AND SINGLE SUPPLY TYPES





FIGURE 19. TEMPERATURE CONTROLLER




NOTES:


- 21. V+ Input Range = 19V to 30V for 15V output.
- 22. V- Input Range = -16V to -30V for -15V output.
- 23. Max $I_{OUT} = \pm 100$ mA.
- 24. Regulation:

$$\text{Max Line} = \frac{\Delta V_{\mbox{OUT}}}{[V_{\mbox{OUT}}(\mbox{Initial})]\Delta V_{\mbox{IN}}} \times 100 = 0.075\%/V$$

$$\label{eq:max_load} \begin{aligned} \text{Max Load} &= \frac{\Delta \text{V}_{OUT}}{\text{V}_{OUT}(\text{Initial})} \times 100 \\ &= 0.075\% \text{ V}_{OUT} \\ & \text{(IL from 1mA to 50mA)} \end{aligned}$$

FIGURE 20. DUAL VOLTAGE TRACKING REGULATOR






NOTES:

- 25. Differential current sensor provides 60mV signal ≈ 5mA of unbalance (Trip) current.
- 26. All Resistors are 1/2 Watt, ±10%.
- 27. RC selected for 3dB point at 200Hz.
- 28. $C_2 = AC$ bypass.
- 29. Offset adj. included in R_{TRIP}.
- 30. Input impedance from 2 to 3 = $800k\Omega$.
- 31. With no input signal Terminal 8 (output) at 36V.

FIGURE 21. GROUND FAULT INTERRUPTER (GFI) AND WAVEFORMS PERTINENT TO GROUND FAULT DETECTOR



TYPICAL PERFORMANCE DATA FOR 12W AUDIO AMPLIFIER CIRCUIT

Power Output (8Ω load, Tone Control Set at "Flat") Music (at 5% THD, Regulated Supply)	 Input Resistance
---	-------------------------------------

FIGURE 22. 12W AUDIO AMPLIFIER CIRCUIT FEATURING TRUE COMPLEMENTARY SYMMETRY OUTPUT STAGE WITH CA3094 IN DRIVER STAGE

Typical Performance Curves




FIGURE 23. INPUT OFFSET VOLTAGE VS AMPLIFIER BIAS CURRENT (I_{ABC}, TERMINAL 5)




FIGURE 25. INPUT BIAS CURRENT vs AMPLIFIER BIAS CURRENT (I_{ABC}, TERMINAL 5)




FIGURE 27. AMPLIFIER SUPPLY CURRENT vs AMPLIFIER BIAS CURRENT (I_{ABC}, TERMINAL 5)




FIGURE 24. INPUT OFFSET CURRENT vs AMPLIFIER BIAS CURRENT (I_{ABC}, TERMINAL 5)




FIGURE 26. DEVICE DISSIPATION vs AMPLIFIER BIAS CURRENT (I_{ABC}, TERMINAL 5)




FIGURE 28. COMMON MODE INPUT VOLTAGE vs AMPLIFIER BIAS CURRENT (I_{ABC}, TERMINAL 5)

Typical Performance Curves (Continued)




FIGURE 29. 1/F NOISE VOLTAGE vs FREQUENCY




FIGURE 31. COLLECTOR EMITTER SATURATION VOLTAGE vs COLLECTOR CURRENT OF OUTPUT TRANSISTOR (Q₁₃)




FIGURE 33. OPEN LOOP VOLTAGE GAIN vs FREQUENCY




FIGURE 30. 1/F NOISE CURRENT vs FREQUENCY




FIGURE 32. COMPOSITE DC BETA VS COLLECTOR CURRENT OF DARLINGTON CONNECTED OUTPUT TRANSISTORS (Q_{12}, Q_{13})





FIGURE 34. FORWARD TRANSCONDUCTANCE vs AMPLIFIER BIAS CURRENT

Typical Performance Curves (Continued)






FIGURE 35. SLEW RATE vs AMPLIFIER BIAS CURRENT

FIGURE 36. SLEW RATE vs CLOSED LOOP VOLTAGE GAIN




FIGURE 37. PHASE COMPENSATION CAPACITANCE AND RESISTANCE vs CLOSED LOOP VOLTAGE GAIN

All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Intersil semiconductor products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site www.intersil.com

Sales Office Headquarters

NORTH AMERICA

Intersil Corporation P. O. Box 883, Mail Stop 53-204 Melbourne, FL 32902

TEL: (321) 724-7000 FAX: (321) 724-7240 **EUROPE**

Intersil SA Mercure Center 100, Rue de la Fusee 1130 Brussels, Belgium

TEL: (32) 2.724.2111 FAX: (32) 2.724.22.05 **ASIA**

Intersil (Taiwan) Ltd.
7F-6, No. 101 Fu Hsing North Road
Taipei, Taiwan
Republic of China
TEL: (886) 2 2716 9310

FAX: (886) 2 2715 3029