TIBPAL16L8-25C, TIBPAL16R4-25C, TIBPAL16R6-25C, TIBPAL16R8-25C TIBPAL16L8-30M, TIBPAL16R4-30M, TIBPAL16R6-30M, TIBPAL16R8-30M LOW-POWER HIGH-PERFORMANCE IMPACT™ PAL® CIRCUITS

SRPS020 - D3337, FEBRUARY 1984 - REVISED MARCH 1992

High-Performance Operation: Propagation Delay

> C Suffix . . . 25 ns Max M Suffix . . . 30 ns Max

- Functionally Equivalent, but Faster than PAL16L8A, PAL16R4A, PAL16R6A, and PAL16R8A
- Power-Up Clear on Registered Devices (All Register Outputs are Set High, but Voltage Levels at the Output Pins Go Low)
- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability


DEVICE	I INPUTS	3-STATE O OUTPUTS	REGISTERED Q OUTPUTS	I/O PORT S
PAL16L8	10	2	0	6
PAL16R4	8	0	4 (3-state buffers)	4
PAL16R6	8	0	6 (3-state buffers)	2
PAL16R8	8	0	8 (3-state buffers)	0

description


These programmable array logic devices feature high speed and functional equivalency when compared with currently available devices. These IMPACT™ circuits combine the latest Advanced Low-Power Schottky technology with proven titanium-tungsten fuses to provide reliable, high-performance substitutes for conventional TTL logic. Their easy programmability allows for quick design of custom functions and typically results in a more compact circuit board. In addition, chip carriers are available for futher reduction in board space.

The TIBPAL16' C series is characterized from 0°C to 75°C. The TIBPAL16' M series is characterized for operation over the full military temperature range of –55°C to 125°C.

TIBPAL16L8'
C SUFFIX . . . J OR N PACKAGE
M SUFFIX . . . J OR W PACKAGE



TIBPAL16L8'
C SUFFIX . . . FN PACKAGE
M SUFFIX . . . FK PACKAGE
(TOP VIEW)



These devices are covered by U.S. Patent 4,410,987. IMPACT is a trademark of Texas Instruments Incorporated. PAL is a registered trademark of Advanced Micro Devices Inc.




TIBPAL16R4-25C, TIBPAL16R6-25C, TIBPAL16R8-25C TIBPAL16R4-30M, TIBPAL16R6-30M, TIBPAL16R8-30M LOW-POWER HIGH-PERFORMANCE *IMPACT™ PAL®* CIRCUITS

SRPS020 - D3337, FEBRUARY 1984 - REVISED MARCH 1992


TIBPAL16R4'
C SUFFIX . . . J OR N PACKAGE
M SUFFIX . . . J OR W PACKAGE

(TOP VIEW)




TIBPAL16R6'
C SUFFIX . . . J OR N PACKAGE
M SUFFIX . . . J OR W PACKAGE

(TOP VIEW)




TIBPAL16R8'
C SUFFIX . . . J OR N PACKAGE
M SUFFIX . . . J OR W PACKAGE


(TOP VIEW)




TIBPAL16R4'
C SUFFIX . . . FN PACKAGE
M SUFFIX . . . FK PACKAGE
(TOP VIEW)



TIBPAL16R6'
C SUFFIX . . . FN PACKAGE
M SUFFIX . . . FK PACKAGE
(TOP VIEW)




TIBPAL16R8'
C SUFFIX . . . FN PACKAGE
M SUFFIX . . . FK PACKAGE
(TOP VIEW)




functional block diagrams (positive logic)

TIBPAL16L8'



TIBPAL16R4




outputs denotes fused inputs




functional block diagrams (positive logic)

TIBPAL16R6'




TIBPAL16R8



 \sim denotes fused inputs









LOW-POWER HIGH-PERFORMANCE IMPACT™ PAL® CIRCUITS


SRPS020 - D3337, FEBRUARY 1984 - REVISED MARCH 1992













TIBPAL16L8-25C, TIBPAL16R4-25C, TIBPAL16R6-25C, TIBPAL16R8-25C LOW-POWER HIGH-PERFORMANCE IMPACT™ PAL® CIRCUITS

SRPS020 - D3337, FEBRUARY 1984 - REVISED MARCH 1992

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC} (see Note 1)	7 V
Input voltage (see Note 1)	5.5 V
Voltage applied to disabled output (see Note 1)	
Operating free-air temperature range	0°C to 75°C
Storage temperature range	-65°C to 150°C

NOTE 1: These ratings apply except for programming pins during a programming cycle.

recommended operating conditions

			MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.75	5	5.25	V
VIH	High-level input voltage		2		5.5	V
V _{IL}	Low-level input voltage				0.8	V
ІОН	High-level output current				-3.2	mA
lOL	Low-level output current				24	mA
f _{clock}	Clock frequency		0		30	MHz
+	Pulse duration, clock (see Note 2)	High	10			ns
t _W	ruise duration, clock (see Note 2)	Low	15			113
t _{su}	Setup time, input or feedback before clock↑		20			ns
t _h	Hold time, input or feedback after clock↑		0			ns
TA	Operating free-air temperature		0	25	75	°C

NOTE 2: The total clock period of clock high and clock low must not exceed clock frequency, f_{clock}. The minimum pulse durations specified are only for clock high or low, but not for both simultaneously.

TIBPAL16L8-25C, TIBPAL16R4-25C, TIBPAL16R6-25C, TIBPAL16R8-25C LOW-POWER HIGH-PERFORMANCE $IMPACT^{TM}$ $PAL^{\textcircled{\tiny B}}$ CIRCUITS

SRPS020 - D3337, FEBRUARY 1984 - REVISED MARCH 1992

electrical characteristics over recommended operating free-air temperature range

PAR	AMETER		TEST CONDITION	S	MIN	TYP [†]	MAX	UNIT
VIK		$V_{CC} = 4.75 \text{ V},$	$I_{I} = -18 \text{ mA}$				-1.5	V
Vон		$V_{CC} = 4.75 \text{ V},$	$I_{OH} = -3.2 \text{ mA}$		2.4	3.3		V
VOL		$V_{CC} = 4.75 \text{ V},$	I _{OL} = 24 mA			0.35	0.5	V
1	Outputs	V 505V	V- 27V				20	^
lozh	I/O ports	$V_{CC} = 5.25 \text{ V},$	$V_0 = 2.7 \text{ V}$				100	μА
lo-	Outputs	V 505V	V 0.4V				-20	^
lozL	I/O ports	$V_{CC} = 5.25 \text{ V},$	$V_0 = 0.4 \text{ V}$				-250	μΑ
lį		V _{CC} = 5.25 V,	V _I = 5.5 V				0.1	mA
lН		V _{CC} = 5.25 V,	V _I = 2.7 V				20	μΑ
I _Ι L		V _{CC} = 5.25 V,	V _I = 0.4 V				-0.25	mA
lo [‡]		V _{CC} = 5.25 V,	V _O = 2.25 V		-30		-125	mA
Icc		V _{CC} = 5.25 V,	V _I = 0,	Outputs open		75	100	mA

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITION	MIN	TYP	MAX	UNIT
f _{max}				30			MHz
^t pd	I, I/O	O, I/O			15	25	ns
t _{pd}	CLK↑	Q	R1 = 500 Ω ,		10	15	ns
t _{en}	OE↓	Q	R2 = 500Ω ,		15	20	ns
^t dis	OE↑	Q	See Figure 3		10	20	ns
t _{en}	I, I/O	O, I/O			14	25	ns
^t dis	I, I/O	O, I/O			13	25	ns

 $^{^{\}dagger}$ All typical values are at VCC = 5 V, TA = 25°C.

[‡] The output conditions hace been chosen to produce a current that closely approximates one half of the short-circuit output current, I_{OS}.

TIBPAL16L8-30M, TIBPAL16R4-30M, TIBPAL16R6-30M, TIBPAL16R8-30M LOW-POWER HIGH-PERFORMANCE $IMPACT^{TM}$ $PAL^{\textcircled{\tiny B}}$ CIRCUITS

SRPS020 - D3337, FEBRUARY 1984 - REVISED MARCH 1992

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC} (see Note 1)		. 7 V
Input voltage (see Note 1)		5.5 V
Voltage applied to disabled output (see Note 1)		
Operating free-air temperature range	−55°C to	125°C
Storage temperature range	−65°C to	150°C

NOTE 1: These ratings apply except for programming pins during a programming cycle.

recommended operating conditions

			MIN	NOM	MAX	UNIT
VCC	Supply voltage		4.5	5	5.5	V
VIH	High-level input voltage		2		5.5	V
VIL	Low-level input voltage				0.8	V
ІОН	High-level output current				-2	mA
lOL	Low-level output current				12	mA
fclock	Clock frequency		0		25	MHz
	Dulas duration alask (asa Nata O)	High	15			
t _W	Pulse duration, clock (see Note 2)	Low	20			ns
t _{su}	Setup time, input or feedback before clock↑		25			ns
th	Hold time, input or feedback after clock↑		0			ns
T _A	Operating free-air temperature		-55	25	125	°C

NOTE 2: The total clock period of clock high and clock low must not exceed clock frequency, f_{Clock}. The minimum pulse durations specified are only for clock high or low, but not for both simultaneously..

TIBPAL16L8-30M, TIBPAL16R4-30M, TIBPAL16R6-30M, TIBPAL16R8-30M LOW-POWER HIGH-PERFORMANCE $IMPACT^{TM}$ PAL^{\oplus} CIRCUITS

SRPS020 - D3337, FEBRUARY 1984 - REVISED MARCH 1992

electrical characteristics over recommended operating free-air temperature range

PAR	RAMETER		TEST CONDITIONS	3	MIN	TYP [†]	MAX	UNIT
٧ıK		V _{CC} = 4.5 V,	I _I = -18 mA				-1.5	V
Vон		$V_{CC} = 4.5 \text{ V},$	$I_{OH} = -2 \text{ mA}$		2.4	3.2		V
VOL		$V_{CC} = 4.5 \text{ V},$	I _{OL} = 12 mA			0.25	0.4	V
1	Outputs	V 55V	V- 27V				20	^
lozh	I/O ports	$V_{CC} = 5.5 V,$	$V_0 = 2.7 \text{ V}$				100	μΑ
lo-u	Outputs	V 55V	V 0.4V				-20	^
lozL	I/O ports	$V_{CC} = 5.5 V,$	$V_0 = 0.4 \text{ V}$				-250	μΑ
	Pin 1, 11		V 55V			0.		^
IĮ	All others	$V_{CC} = 5.5 V,$	$V_{I} = 5.5 \text{ V}$				0.1	mA
	Pin 1, 11						50	
lн	I/O ports	$V_{CC} = 5.5 V$,	$V_{I} = 2.7 V$				100	μΑ
	All others						20	
	I/O ports	.v. 55.v.					-0.25	,
Iμ	All others	$V_{CC} = 5.5 V,$	$V_{I} = 0.4 V$				-0.2	mA
los‡	-	V _{CC} = 5.5 V,	V _O = 0.5 V		-30		-250	mA
ICC		V _{CC} = 5.5 V,	V _I = 0,	Outputs open		75	105	mA

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITION	MIN	TYP [†]	MAX	UNIT
f _{max}				25			MHz
t _{pd}	I, I/O	O, I/O			15	30	ns
^t pd	CLK↑	Q	R1 = 390 Ω ,		10	20	ns
t _{en}	OE↓	Q	R2 = 750 Ω,		15	25	ns
t _{dis}	OE↑	Q	See Figure 4		10	25	ns
t _{en}	I, I/O	O, I/O			14	30	ns
^t dis	I, I/O	O, I/O			13	30	ns

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

Not more than one output should be shorted at a time and the duration of the short circuit should not exceed one second. Set V_O at 0.5 V to avoid test equipment degradation.

programming information

Texas Instruments programmable logic devices can be programmed using widely available software and inexpensive device programmers.

Complete programming specifications, algorithms, and the latest information on hardware, software, and firmware are available upon request. Information on programmers capable of programming Texas Instruments programmable logic is also available, upon request, from the nearest TI field sales office, local authorized TI distributor, or by calling Texas Instruments at (214) 997-5666.

preload procedure for registered outputs (see Figure 1 and Note 3)

The output registers can be preloaded to any desired state during device testing. This permits any state to be tested without having to step through the entire state-machine sequence. Each register is preloaded individually by following the steps given below.

- Step 1. With V_{CC} at 5 volts and Pin 1 at V_{IL} , raise Pin 11 to V_{IHH} .
- Step 2. Apply either V_{II} or V_{IH} to the output corresponding to the register to be preloaded.
- Step 3. Pulse Pin 1, clocking in preload data.
- Step 4. Remove output voltage, then lower Pin 11 to V_{IL} . Preload can be verified by observing the voltage level at the output pin.




Figure 1. Preload Waveforms


NOTE 3: $t_d = t_{SU} = t_h = 100$ ns to 1000 ns $V_{IHH} = 10.25$ V to 10.75 v

TIBPAL16L8-25C, TIBPAL16R4-25C, TIBPAL16R6-25C, TIBPAL16R8-25C TIBPAL16L8-30M, TIBPAL16R4-30M, TIBPAL16R6-30M, TIBPAL16R8-30M LOW-POWER HIGH-PERFORMANCE IMPACT TM PAL® CIRCUITS

SRPS020 - D3337, FEBRUARY 1984 - REVISED MARCH 1992

power-up reset (see Figure 2)

Following power up, all registers are reset to zero. This feature provides extra flexibility to the system designer and is especially valuable in simplifying state-machine initialization. To ensure a valid power-up reset, it is important that the rise of V_{CC} be monotonic. Following power-up reset, a low-to-high clock transition must not occur until all applicable input and feedback setup times are met.




[†] This is the power-up reset time and applies to registered outputs only. The values shown are from characterization data.


Figure 2. Power-Up Reset Waveforms


[‡] This is the setup time for input or feedback.


3.5 V


PARAMETER MEASUREMENT INFORMATION











VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES

> **VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES, 3-STATE OUTPUTS**


- NOTES: A. C_L includes probe and jig capacitance and is 50 pF for t_{pd} and t_{en}, 5 pF for t_{dis}.


 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses have the following characteristics: PRR \leq 1 MHz, $t_r = t_f \leq$ 2 ns, duty cycle = 50%
 - D. When measuring propagation delay times of 3-state outputs from low to high, switch S1 is closed. When measuring propagation delay times of 3-state outputs from high to low, switch S1 is open.
 - E. Equivalent loads may be used for testing.


Figure 3. Load Circuit and Voltage Waveforms




PARAMETER MEASUREMENT INFORMATION








PROPAGATION DELAY TIMES





VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES, 3-STATE OUTPUTS

- NOTES: A. C_L includes probe and jig capacitance and is 50 pF for t_{pd} and t_{en}, 5 pF for t_{dis}.

 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses have the following characteristics: PRR \leq 10 MHz, t_{Γ} and $t_{f} \leq$ 2 ns, duty cycle = 50%
 - D. When measuring propagation delay times of 3-state outputs, switch S1 is closed.
 - E. Equivalent loads may be used for testing.

16

Figure 4. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated